mirror of
https://github.com/github/gitignore
synced 2024-11-29 07:04:22 +01:00
Cleaning-up some of the comments that had been previously added.
This commit is contained in:
parent
b2e72cc133
commit
4457dcc517
@ -1,57 +1,36 @@
|
|||||||
########## Waveforms #######################################
|
# Waveform formats
|
||||||
# Value Change Dumping (VCD) - IEEE Standard
|
|
||||||
*.vcd
|
*.vcd
|
||||||
# VCDlus Dumping (VPD) - Synopsys proprietary format
|
|
||||||
*.vpd
|
*.vpd
|
||||||
# Extended VCD (EVCD) - Dump only port information
|
|
||||||
*.evcd
|
*.evcd
|
||||||
# Fast Signal DataBase (FSDB)
|
|
||||||
*.fsdb
|
*.fsdb
|
||||||
|
|
||||||
|
# Default name of the simulation executable. A different name can be
|
||||||
########## Simulation executable file ######################
|
# specified with this switch (the associated daidir database name is
|
||||||
# Default name of the simulation executable. A different
|
# also taken from here): -o <path>/<filename>
|
||||||
# name can be specified with this switch (the associated
|
|
||||||
# daidir database name is also taken from here)
|
|
||||||
# -o <path>/<filename>
|
|
||||||
simv
|
simv
|
||||||
|
|
||||||
|
# Generated for Verilog and VHDL top configs
|
||||||
########## Intermediate files used for simulation ##########
|
|
||||||
# Generated for Verilog top configs
|
|
||||||
simv.daidir/
|
simv.daidir/
|
||||||
# Generated for VHDL top configs
|
|
||||||
simv.db.dir/
|
simv.db.dir/
|
||||||
# Infrastructure necessary to co-simulate SystemC models
|
|
||||||
# with Verilog/VHDL models. An alternate directory may
|
# Infrastructure necessary to co-simulate SystemC models with
|
||||||
# be specified with this switch:
|
# Verilog/VHDL models. An alternate directory may be specified with this
|
||||||
# -Mdir=<directory_path>
|
# switch: -Mdir=<directory_path>
|
||||||
csrc/
|
csrc/
|
||||||
|
|
||||||
|
# Log file - the following switch allows to specify the file that will be
|
||||||
########### Log files ######################################
|
# used to write all messages from simulation: -l <filename>
|
||||||
# The switch below allows to specify the file that will be
|
|
||||||
# used to write all messages from simulation
|
|
||||||
# -l <filename>
|
|
||||||
*.log
|
*.log
|
||||||
|
|
||||||
|
# Coverage results (generated with urg) and database location. The
|
||||||
########## Coverage-related files ##########################
|
# following switch can also be used: urg -dir <coverage_directory>.vdb
|
||||||
# Generation of coverage result reports is done with urg
|
|
||||||
# and the database location is specified with this switch:
|
|
||||||
# urg -dir <coverage_directory>.vdb
|
|
||||||
simv.vdb/
|
simv.vdb/
|
||||||
urgReport/
|
urgReport/
|
||||||
|
|
||||||
|
# DVE and UCLI related files.
|
||||||
########## DVE, UCLI related files #########################
|
|
||||||
# DVE produces some logs that are created in this directory.
|
|
||||||
DVEfiles/
|
DVEfiles/
|
||||||
ucli.key
|
ucli.key
|
||||||
|
|
||||||
|
# When the design is elaborated for DirectC, the following file is created
|
||||||
########## C Language interface ############################
|
# with declarations for C/C++ functions.
|
||||||
# When the design is elaborated for DirectC, VCS will create
|
|
||||||
# a file in the current directory with declarations for
|
|
||||||
# C/C++ functions.
|
|
||||||
vc_hdrs.h
|
vc_hdrs.h
|
||||||
|
Loading…
Reference in New Issue
Block a user